

*

ASYNCHRONOUS SERIAL INTERFACE PROGRAMMING AND USE

ABSTRACT

This document describes the features of the Asynchronous Serial Interface for TERAK Model 8510 data processor systems. Cable wire lists and switch settings are presented. Detail for programming use is also included.

TERAK Publication Number 52-0003-001

REV D

COPYRIGHT (C) TERAK CORPORATION 1979

14405 NORTH SCOTTSDALE ROAD • SCOTTSDALE, ARIZONA 85254 • (602) 991-1580

 NOTES ON PROGRAMMING AND USE OF THE 8510 SERIAL INTERFACE
کے کہ بین کا کہ ہے کہ یہ بین کہ بی بین کہ بی جانے کہ بی جانے کہ بی جانے ہے جانے ہے جانے کہ بی جانے کہ جانے ہے ا
THE STANDARD SERIAL INTEPFACE FOR 8510 AND 8510A SYSTEMS
SUPPORTS ELECTRICAL CONNECTION IN ONE OF THREE MODES:
20 MA CURRENT LOOP, PS-232C AS DATA TERMINAL EQUIPMENT, AND BS-232C AS DATA COMMUNICATION FOUTDMENT, ONLY ONE OF THE
RS-232C AS DATA COMMUNICATION EQUIPMENT. ONLY ONE OF THESE CONNECTIONS CAN BE MADE AT A TIME. ALL CONNECTIONS AND
CONTROL OF THE SERIAL INTERFACE ARE ON THE SERIAL EIB
(EXTERNAL INTERFACE BOARD), REPRESENTED SCHEMATICALLY
BELOW. THERE ARE THREE CONNECTORS AND SIXTEEN SWITCHES.
CONNECTOR J1 IS USED FOR RS-232C INTERFACE USING
THE SERIAL INTERFACE AS DATA COMMUNICATIONS EQUIPMENT.
CONNECTOR J2 IS USED FOR RS-232C INTERFACE USING
THE SERIAL INTERFACE AS DATA TERMINAL EQUIPMENT.
CONNECTOR J3 IS USED FOR CURRENT LOOP INTERFACE, AND ALSO
FOR RS-232C INTERFACE AS DATA COMMUNICATIONS EQUIPMENT.
THIS LATER OPTION (RS-232C CONNECTION THRU J3) ALLOWS USE
OF A SIMPLEF CONNECTOR (NYLON SHELL TYPE) FOR RS-232C CONNECTHE STATES ON THE SERIES OF THE SERIES O
THE SIXTEEN SWITCHES ON THE SERIAL EIB (S1 & S2) CONTROL ADDRESSING AND CHARACTERISTICS OF THE SERIAL INTERFACE.
HIRFORING WAD OWNWOIRVISITOR OF THE OPDIAL INTERLACE.
<pre>! / ***********************************</pre>
! **** J1 *****/
· · · · · · · · · · · · · · · · · · ·
م ماردان معر الدران و و مام مارد مارد باد مارد مارد مار مارد مار مارد مارد مارد
! ***************** *******! *******! ** J3 **! ! ******* J2 ******/ !* SW1 *! !* SW2 *! !*******! !

.

٠

R I W	S-232C NTERFAC Ill Not	UMENT ASSUMES FAMILIARITY WITH FOR DATA COMMUNICATIONS, AND AN E TECHNIQUES. DETAILED SIGNAL I BE PRESENTED HERE. THE READER AL ASPECTS OF DATA COMMUNICATION	LSO WITH CURRENT LOOP DESCRIPTIONS IS REFERED TO:
F F T	S-232C O THE A	PIN ASSIGNMENTS AND SIGNAL DEFINSI STANDARD. THEY ARE PLACED IN	INITIONS CONFORM HERE FOR REFERENCE.
A	LL CONN SE THE	, RS-232C CONNECTION AS DATA CO ECTIONS TO J1, NO CONNECTIONS A FOLLOWING PARTS, OR EQUIVALENT CONNECTOR, MALE 232 PLUG SHELL, PLUG	ALLOWED TO J2 OR J3. IN THE CABLE ASSEMBLY:
J	1 - 1	SIGNAL NAME FRAME GROUND SIGNAL GROUND	IN/OUT
1 1 1 1 1 1 1 1	$ \begin{array}{r} 1 - 8 \\ 1 - 4 \\ 1 - 3 \\ 1 - 20 \\ 1 - 5 \\ 1 - 6 \end{array} $	CARRIER DETECT REQUEST TO SEND RECEIVE DATA DATA TERMINAL READY CLEAR TO SEND	OUTPUT INPUT OUTPUT INPUT OUTPUT INPUT INPUT

٠

.

PAGE 3 OF 9

PIN LIST, RS-232C CONNECTION AS DATA TERMINAL EQUIPMENT. (DTE) ALL CONNECTIONS TO J2, NO CONNECTIONS ALLOWED TO J1 OR J3. ï USE THE FOLLOWING PARTS, OR EQUIVALENT IN THE CABLE ASSEMBLY: CONNECTOR, FEMALE 232 PLUG CINCH # DB 255 SHELL, PLUG CINCH # DB 5126-1 PIN # SIGNAL NAME IN/OUT ; J2 - 1 FRAME GROUND J2 - 7 SIGNAL GROUND ; J2 - 20 DATA TERMINAL READY ; OUTPUT J2 - 5 CLEAR TO SEND ; INPUT J2 - 2 TRANSMIT DATA ; OUTPUT J2 - 8 CARRIER DETECT INPUT J2 - 6 DATA SET PEADY INPUT J2 - 4 REQUEST TO SEND J2 - 3 RECEIVE DATA ; OUTPUT INPUT PIN LIST, RS-232C CONNECTION AS DATA COMMUNICATIONS EQUIPMENT. (DCE) ALL CONNECTIONS TO J3, NO CONNECTIONS ALLOWED TO J1 OR J2. USE THE FOLLOWING PARTS, OR EQUIVALENT IN THE CABLE ASSEMBLY: CONNECTOR, MALE PLUG MOLEX # Ø3-Ø6-2151 CONNECTOR, MALE PLUGMOLEX # Ø3-Ø6-2151PINS, MALE CRIMPUSE 15 EA.MOLEX # Ø2-Ø6-21Ø3SHELL, PLUGUSE 2 EA.MOLEX # 15-Ø4-0201 ; ; PIN # SIGNAL NAME IN/OUT J3 - 3 FRAME GROUND J3 - 11 SIGNAL GROUND J3 - 9 CLEAR TO SEND ; OUTPUT J3 - 12 DATA SET READY ; OUTPUT ; J3 - 15 CARRIER DETECT OUTPUT JJ – 7 RECEIVE DATA ; OUTPUT J3 – 6 DATA TERMINAL READY INPUT J3 – 14 TRANSMIT DATA INPUT ;

; PIN LIST. CURRENT LOOP CONNECTION. INPUT AND OUTPUT CURRENT LEVELS (INCLUDING READER RUN SIGNAL) ARE 20 MA. ALL CONNECTIONS TO J3, NO CONNECTIONS ALLOWED TO J1 OR J2. EITHEF INPUT OR OUTPUT LOOP MAY BE ACTIVE OR PASSIVE. THE 20MA ENABLE SOURCE PIN MUST ALWAYS BE CONNECTED TO THE 20MA ENABLE PIN PY A JUMPER IN THE EXTERNAL CONNECTOR. TO CONNECT FITHER AN INPUT OR OUTPUT LOOP PAIR IN A PASSIVE ; CONFIGURATION, USE THE (+) AND (-) SIGNALS, LEAVING THE ASSOCIATED CURRENT SOURCE OPEN. TO CONNECT EITHER THE INPUT OR OUTPUT LOOP PAIR IN AN ACTIVE CONFIGURATION, CONNECT THE (-) SIGNAL TO GROUND WITH A JUMPER IN THE EXTERNAL CONNECTOR, USE THE (+) SIGNAL AS THE (-) SIGNAL IN THE ; EXTERNAL CABLE, AND USE THE ASSOCIATED CURRENT SOURCE AS THE (+) SIGNAL IN THE EXTERNAL CABLE. NOTE THAT BOTH, ONE. OR NONE OF THE TWO CURRENT LOOPS MAY BE ACTIVE OR PASSIVE. THE READER FUN SIGNAL IS ALWAYS ACTIVE (20 MA. -> RUN) USE THE FOLLOWING PARTS, OR EQUIVALENT IN THE CABLE ASSEMBLY: CONNECTOR, MALE PLUG MOLEX # 03-06-2151 PINS, MALE CRIMP USE 15 EA. MOLEX # 02-06-2103 SPELL, PLUG USE 2 EA. MOLEX # 15-04-0201 PIN # SIGNAL NAME PASSIVE NOTE ACTIVE NOTE JUMP TO PIN 4 J3 - 1 I LOOP ENABLE JUMP TO PIN 4 ï J3 - 1 I LOOP ENABLE JUMP TO PIN 4 JUMP TO PIN 4 J3 - 4 I LOOP ENABLE SOURCE JUMP TO PIN 1 JUMP TO PIN 1 JUMP TO PIN 3 (-) IN CAFLE ; (+) IN CABLE J3 - 10 (-) I LOOP IN (-) IN CAELE JUMP TO PIN J3 - 13 (+) I LOOP IN (+) IN CAELE (-) IN CAELE J3 - 14 INPUT CURRENT SOURCE NO CONNECTION (+) IN CAELE JUMP TO PIN 11 ; J3 - 9 (+) READER RUN $JZ - \epsilon$ (-) READER RUN J3 - 3 SIGNAL GROUND JE - 11 SIGNAL GROUND DFAWING 800020, IN THE APPENDIX, PRESENTS A PIN DIAGRAM OF J3, TYFICAL INTERFACE CIRCUITS, AND OTHER INFORMATION PERTINENT TO THE CURRENT LOOP INTERFACE.

SWITCHED CONTROL OF THE SERIAL INTERFACE FUNCTIONAL CHARACTERISTICS IS EXFRCISED THRU SW1 AND SW2 (SEE FIG.1). THESE SWITCH BLOCKS CONTAIN SIXTEEN SWITCHES. THE DIRECTION OF SWITCHING TO THE ON OR OFF STATE MAY VARY, AND SHOULD BE CHECKED PEFCRE SETTING THE SWITCHES. SWITCHES SHOULD NEVER FE CHANGED WHILE THE DATA PROCESSOR POWER IS ON. THE SWITCHES ARE REFERENCED BY NUMBERS S1 THRU S16, LEFT TO RIGHT. THEIR FUNCTIONS ARE AS FOLLOWS:

UNIT SELECTION...SWITCHES 1 THRU 4. THESE SELECT ONE OF EIGHT I/O ADDRESSES FOR THE CONTROL AND STATUS REGISTER, AND DATA REGISTER OF THE SEPIAL INTERFACE. UNIT Ø OCCUPIES THE ADDRESSES NORMALLY USED AS THE CONSOLE TERMINAL FOR CONTROL OF THE OPERATING SYSTEM. THIS SHOULD BE SELECTED (NORMALLY) ONLY IF THE SERIAL IS TO BE USED TO INTERFACE THE CONSOLE TERMINAL. THE FOLLOWING TABLE COVERS THE SWITCH PATTERNS.

S1	S2	S3	S4	UNIT #	I/O REGISTER BASE ADDRESS	INTERRUPT VECTOR BASE ADDRESS
OFF	OFF	ON	ON	Ø	177560	6Ø
ON	OFF	ON	OFF	1	177520	120
ON	OFF	OFF	OFF	2	177530	130
OFF	OFF	OFF	OFF	3	177570	150
ON	ON	ON	OFF	4	176520	320
CN	ON	off	OFF	5	176530	330
OFF	ON	ON	OFF	6	176560	340
OFF	ON	OFF	OFF	7	176570	350

TO ANY IN BOTH STATUS I AS REQU THE TYP	FATTERN. THE REC REGISTER IRED FY E OF TER	THE SET EIVER ST OF THE THE I/O MINAL OR	SWITCHES 5 THRU 8. THESE MAY P ING OF THESE SWITCHES WILL BE AVA TUS REGISTER AND THE TRANSMITTER ERIAL INTERFACE, TO BE USED OFTWARE. TYPICALLY, THESE WOULD I MODEM ATTACHED, OR CAN BE USED TO LUSTERS OF 8510 SYSTEMS	ILABLE DENTIFY
NOTE TH	AT A SWI POTH STA	TCH SET TUS REGI	LUSTERS OF 8510 SYSTEMS. O THE "OFF" POSITION GENERATES A TERS (AND "ON" GENERATES "ZERO").	"ONE"
SWI	ICE # 	BIT	# (STATUS REGISTER) 	
	5 6 7 8		11 10 9 8	
NUMBER (USED IN	OF FITS. THE SER	SWITCH IAL ASCI	9. THIS SWITCH SELECTS THE NUMBER CODE, AS:	OF BITS
	ON OFF	7 BITS 8 BITS	· · · · · · · · · · · · · · · · · · ·	
OF PARIS	IY, OR T I, T <u>HI</u> S	HE TRANS Switch A	C. THIS SWITCH ENAPLES THE TRANSM ISSION OF A "SPACE" FOP THE PARIT SO ENABLE THE VERIFICATION OF PAR ON IF ENABLED.	Y BIT.
		PARITY PARITY		
FOR SUP TELETYP: MUST EE	PRESSION EWRITER OFF EXC	OF TRAN USING TH	THIS SWITCH CONNECTS THE NOISE FI IENTS WHILE DRIVING AN ASR33 TYPE CURRENT LOOP INTERFACE. THIS SWI DRIVING SUCH A TERMINAL AT LOW DA UD).	TCH
	ON OFF		FILTER IS CONNECTED FILTER DISCONNECTED	

,

r,

		ON OFF					RITY ARIT									
OF 3	THE E	FOLLC	OWING	CHES 1 FOURT DATA.	EEN I	DATA	RAT	ES F	OR B	OTH	TRAN	ISMIS	SION	J	•	
S13	S14	S15	S16		DAT	ra r	ATE,	BAU	D							
ON OFF OFF OFF		OFF OFF CN	OFF OFF ON OFF				5Ø 75 11 13 15 20	Ø 4 Ø						•		
OFF OFF ON ON OFF	OFF ON OFF OFF ON	OFF ON OFF ON OFF	ON OFF OFF OFF				30 60 12 18 24	Ø C ØØ ØØ ØØ								
OFF CN ON ON ON	OFF OFF OFF CN ON	OFF ON ON	ON ON					00	·	EDUN EDUN						
			ی جنه میں جنه مار				، _{میرو} منده میرو مند						•	•		
EQUI EY WORI UNI (ADI AT	IPME ADDRI DADI TNU DRES THE	NT T(ESSIN DRESS MBER S ANI VECS	O EE NG TH SES S TABL D STA TOF B	INTERF INTEFA F FOUR TARTIN E ABOV TUS WO ASE AD CUPIES	CED IGAT (E.A) ORDS) ODRES	THE REG THE LSO, OCC S F	SER ISTE I/ THE UPY OUND	IAL RS A O BA INT FOUR IN	IS P T TH SE A ERRU WOR THE	POGR ESE DDRE PTV DIN UNIT	AMME CUEN SS" ECTC LOW NUM	ED IN NTIAL FOUN DR AD NEM NER	ITERN ID IN IDRES IORY TABI	NALI 55 I 57/ LE /	HE PAIR ARTIN	NG .
EXA	MPLE	•••U!	NIT #	1	RE(TR)	CEIV Ansm	ER D	ATA R ST	PUFF ATUS	GIST FER (FEG UFFE	RDB) ISTE) SR (X	(SR)		-	177 177 177 177
					RE	CEIV	ER V	ECTC	R AI	DRES ADD	S	_	12	20,	/ 122	2

;;;

ī

; ; ; ; ; ; ; ;;; ; ; ; j ; ;

> i i ; ; ; ï ; ĵ ;;;

> ;; ï j ; ; ; i

> > ï ;---

PAGE B OF 9

RECEIVER STATUS REGISTER CONTAINS EPROR INFORMATION, THE SETTING OF THE EIE CHARACTERISTICS SWITCHES, AND "DONE", "INTERRUPT ENABLE", AND "READER RUN" BITS. THESE ARE DEFINED BELOW: RECEIVER STATUS REGISTER PIT MAP ALL BITS ARE READ-ONLY UNLESS OTHERWISE NOTED BIT # <---- READER RUN (WRITE ONLY) PIT # 1 2 EIT # FIT # 3 FIT # 4 5 FIT # PIT # 6] <---- INTERRUPT ENABLE (READ AND WRITE) FIT # 7 <---- DONE BIT EIT # 8 <-\\ BIT # 9 <- \\ CHARACTERISTICS <- // SWITCHES (EIE) EIT # 10 BIT # 11 1 <-// BIT # 12 <---- OVERPUN ERROR EIT # 13 <---- PREAK DETECTED BIT # 14 <---- PARITY ERROR DETECTED</pre> FIT # 15 1 <---- ERROR (INCLUSIVE OR OF BITS 14, 13, 12)</pre> WHEN A CHARACTER IS RECEIVED, THE DONE EIT WILL BE SET, INDICATING THAT THE DATA IS AVAILABLE IN THE RECEIVER DATA BUFFER. ONLY THE LOW ORDER 7 BITS OF THE DATA BUFFER ARE VALID. IF THE INTERRUPT ENABLE BIT HAS BEEN PREVIOUSLY WRITTEN ON, AN INTERRUPT THRU THE RECEIVER VECTOR ADDRESS WILL BE REQUESTED. IF AN ERROR CONDITION IS DETECTED, THE ERROR BIT AND THE DONE BIT WILL FE SET, AND AN INTERRUPT REQUESTED, IF ENAPLED. THREE ERROR CONDITIONS ARE DETECTED: OVERRUN - NEW DATA HAS PEEN RECEIVED AND PLACED INTO THE DATA BUFFER BEFORE THE PROCESSOR ACCEPTED THE PREVIOUS DATA. CURRENT DATA IS VALID. - THE SERIAL INPUT LINE WAS IN A CONTINUOUS BREAK MARK" CONDITION. THIS IS USED SOMETIMES AS A REVERSE CHANNEL TO REQUEST DATA TRANSMISSION. IT CAN ALSO INDICATE AN OPEN LINE. PARITY - A PARITY ERROR WAS DETECTED ON THE RECEIVED DATA. WHEN A CHARACTER IS RECEIVED, THE READER RUN BIT IS CLEARED. WHEN THE PEADER RUN EIT IS SET ON, A LINE IN THE CURRENT LOOP INTERFACE TO ASR33 TYPE TELETYPEWRITTERS WILL ENABLE THE BUILT-IN PAPER TAPE READER TO READ ONE CHARACTER. TO READ PAPER TAPE CONTINUOUSLY, THE READER RUN BIT MUST FE SET FOR EACH CHARACTER. WHEN A SYSTEM RESET, POWER CYCLE, OR RESET INSTRUCTION OCCUR. THE DONE BIT WILL BF CLEARED. IF THE INTERRUPT ENABLE BIT IS SET WHILE THE DONE BIT IS CLEARED, NO IMMEDIATE INTERRUPT WILL OCCUP. IF THE INTERRUPT ENABLE BIT IS SET WHILE THE DONE BIT IS SET, AN IMMEDIATE INTEPRUPT WILL BE REQUESTED.

TRANSMITTER STATUS REGISTER CONTAINS ERROR INFORMATION, THE SETTING OF THE EIB CHARACTERISTICS SWITCHES, AND "DONE", "INTERRUPT ENABLE", AN BREAK TRANSMISSION CONTROL BITS. THESE ARE DEFINED BELOW: TRANSMITTER STATUS REGISTER BIT MAP ALL BITS ARE READ-ONLY UNLESS OTHERWISE NOTED <---- TRANSMIT CONTINUOUS BREAK (WRITE ONLY)</pre> FIT # EIT # 1 EIT # 2 FII # 3 EIT # 4 EIT # ----5 FII # 6] <---- INTERRUPT ENABLE (READ AND WRITE) EIT # 7 <---- DONE FIT FIT # 1 ع <-// EIT # 9 1 <- \\ CHARACTERISTICS <- // SWITCHES (EIE) FIT # 10

15] <----ON -> MODEM READY

<-//

EIT #

BIT #

FIT #

FIT #

FIT #

11

12


13

14

A CHARACTER IS TRANSMITTED WHEN THE TRANSMITTER DATA BUFFER IS WRITTEN. TRANSMISSION IS CONSIDERED COMPLETE WHEN THE SERIAL PIT STREAM HAS BEEN COMPLETELY GENERATED. THEN, THE DONE FIT WILL FF SET, INDICATING THAT THE TRANSMITTER CAN ACCEPT ANOTHER CHARACTER. ONLY THE LOW ORDER 7 EITS OF THE DATA PUFFER ARE VALID. IF THE INTERRUPT ENABLE BIT HAS FEEN PREVIOUSLY WRITTEN ON, AN INTERRUPT THRU THE TRANSMITTER VECTOR ADDRESS WILL BE REQUESTED. THE MODEM READY FIT IS THE REVERSE LOGIC OF THE RECEIVER ERROR BITS: ON SAYS THE MODEM IS READY. THIS BIT DOES NOT GENERATE AN INTERRUPT. IT IS GENERALLY A STATIC INDICATION THAT A MODEM IS PRESENT AND CONNECTED TO THE SERIAL INTERFACE.

THE "TRANSMIT CONTINUOUS FREAK" BIT, WHEN SET ON, WILL DO JUST THAT. THIS IS USED TO INDICATE AN INACTIVE STATE TO THE RECEIVER OF THE TRANSMITTED DATA. THE BREAK STATE WILL BE CONTINUOUS UNTIL THE EIT IS CLEARED OFF.

WHEN A SYSTEM RESET, POWER CYCLE, OR RESET INSTRUCTION OCCUR, THE DONE FIT WILL BE SET. IF THE INTERRUPT ENABLE BIT IS SET WHILE THE DONE BIT IS CLEARED, NO IMMEDIATE INTERRUPT WILL OCCUR. IF THE INTERRUPT ENABLE BIT IS SET WHILE THE DONE BIT IS SET. AN IMMEDIATE INTERRUPT WILL BE REQUESTED.



J3 VIEWED FROM REAR OF 8510

13:		RIPTION	INPUT	EIA	EIA
PIN	CURRENT LOOP	EIA RS-232-C AS DCE	OUTPUT	CKT	PIN
1	I LOOP ENABLE				
2	(-) I LOOP OUT				
3	SIGNAL GROUND	FRAME GROUND		AA	1
4	I LOOP ENABLE SOURCE				
5	(+) I LOOP OUT				
6	OUTPUT CURRENT SOURCE	DATA TERMINAL READY	I	CD	20
7		RECEIVED DATA	0	BB	3
8	(-) READER RUN				
٩	(+) READER RUN	LLEAR TO SEND	0	CB	5
10	(-) I LOOP IN	·			
11	SIGNAL GROUND	SIGNAL GROUND		AB	٦
12		DATA SET READY	0	cc	6
13	(+) I LOOP IN				
14	INPUT CURRENT SOURCE	TRANSMITTED DATA	I	BA	2
15		DATA CARRIER DETECT	0	CF	8

EIA -

POSITIVE VOLTAGE EQUALS BINARY ZERO, SPACE, ON NEGATIVE VOLTAGE EQUALS BINARY ONE, MARK, OFF

> 800020 TERAK CORPORATION 8510 SINGLE SERIAL J3 CONNECTOR BRIAN J. BENZAR 5-18-76 4-25-78 SHEET I OF 4 REV B

10 x 1/4 W (7) I LOOP ENABLE SOURCE + 12v -() I LOOP ENABLE 114148 (A) INPUT CURRENT SOURCE IN4148 470~ 2W 6 OUTPUT LURRENT SOURCE ۶ - 680r 4NZ6 (+) I LOOP OUT IN4148 2N2907 51Ka 4W (2) (-) I LOOP DUT (3) (+) I LOUP IN 4N26 240 . 74 W IN4148 () (-) I LOOP / N 470. 1/2W () (+) READER RUN +124. X TIN4148 51~4W (B) (-) READER RUN ZN3904 (3) SIGNAL GROUND (1) SIGNAL GROUND

> 800020 TERAK CORPORATION 8510 SINGLE SERIAL CURRENT LOOP INTERFACE BRIAN J. BENZAR 5-18-76 5-18-76 4-25-78 SHEET ZOF4 REV B

(t)		(6) <u>+</u>) GUTPUT	(5) TO TERMINAL		(3)	TUANI (+	(3) FROM TERMINAL			(9) + (9) (9) (9) (9) (9) (9) (9) (9) (9) (9)		DUPLEX CURRENT LOOP INTERFACE ACTIVE CONFIGURATION (8510 SUPPLIES CURRENT SOURCE)
I LOOP ENABLE SOURCE	I LOOP ENABLE	OUTPUT CURRENT SOURCE	(+) I FOOP DUT	(-) I LOOP OUT	SIGNAL GROUND	INPUT CURRENT SOULCE	(+) I FOOP IN	(-) I LOOP IN	SIGNAL GROUND	(+) READER RUN	(-) READER RUN	FULL DUPLEX CURRI ACTIVE CO (8510 SUPPLIE

٩

.

•

BODOZO TERAK CORPORATION 8510 SINGLE SERIAL ACTIVE CURRENT LOOP CONF BRIAN J. BENZAR 5-18-76 SHEET 3 OF 4 4-25-78 REV B

READER RUN	RUN (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	(+) READER RUN (-) RESSIVE CONFIGURATION (TERMINAL SUPPLIES CURRENT SOURCE)
READER RUN		(+) RENDER RUN
FROM TERMINAL	<u></u>	(-) I 7006 IN
INPUT	() + (E)	(+) I (+001 IN
TO TERMIMAL	<u></u>	(-) I LOOP DUT
OUTPUT	<u>(</u>)	(+) I (100P QUT
	Ē	I LOOP ENABLE
	(H)	I LOOP ENABLE SOURCE

BOODZO TERAK CORPORATION 8510 SINGLE SERIAL PASSIVE CURRENT LOOP CONF BRIAN J. BENZAR 5-18-76 4-25-78 SHEET 4 OF 4 REV B

~,